(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 18 December 2003 (18.12.2003)

PCT

(10) International Publication Number WO 03/105207 A1

(51) International Patent Classification7: H01L 21/302

(21) International Application Number: PCT/DK03/00339

(22) International Filing Date: 22 May 2003 (22.05.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

PA 2002 00874

7 June 2002 (07.06.2002) DK


- (71) Applicant (for all designated States except US): OTICON A/S [DK/DK]; Strandvejen 58, DK-2900 Hellerup (DK).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): RASMUSSEN,

Frank, Engel [DK/DK]; Co Oticon A/S, Strandvejen 58, DK-2900 Hellerup (DK). SKINDHOJ, Jorgen [DK/DK]; c/o Oticon A/S, Strandvejen 58, DK-2900 Hellerup (DK). PETERSEN, Anders, Erik [DK/DK]; c/o Oticon A/S, Strandvejen 58, DK-2900 Hellerup (DK).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HIJ, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NI., PT, RO,

[Continued on next page]

(54) Title: FEED-THROUGH PROCESS AND AMPLIFIER WITH FEED-THROUGH



(57) Abstract: The invention concerns a process for generating a feed-through in a semiconductor wafer, which has electric circuitry embedded in a front surface whereby the hole for the feed-through is generated by the combined use of a front side protection layer and a wet KOH etch process etching the hole from the back side of the wafer, where a photomasking process is subsequently used do define the via followed by deposition of the via material.

BEST AVAILABLE COPY